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Abstract— High mobility germanium (Ge) channel is considered 
as a strong candidate for replacing the Si in pMOSFETs in near 
future. It has been reported that the conventional power-law 
degradation kinetics of Si devices is inapplicable to Ge. In this 
work, further investigation is carried out on defect energy 
distribution, which clearly shows that this is because the defects in 
GeO2/Ge and SiON/Si devices have different physical properties. 
Three main differences are: 1) Energy alternating defects (EAD) 
exist in Ge devices but insignificant in Si; 2) The distribution of 
as-grown hole traps (AHT) has a tail in the Ge band gap but not in 
Si, which plays an important role in degradation kinetics and 
device lifetime prediction; 3) EAD generation in Ge devices 
requires the injected charge carriers to overcome a 2nd energy 
barrier, but not in Si. Taking the above differences into account, 
the power law kinetics of EAD generation can be successfully 
restored by following a new procedure, which can assist in the Ge 
process/device optimization. 
 
Index Terms—Ge MOSFETs, Al2O3/GeO2/Ge, NBTI, power 
law, lifetime prediction, High-k, Hole traps, Defects, Positive 
charges, Threshold voltage degradations, Instability. 
I. INTRODUCTION 
 
he down-scaling of Si CMOS technology is approaching 
its physical limit [1]. Germanium, due to its high intrinsic 
hole mobility, is considered as one of the strong 
candidates to replace Si in MOSFETs for future technology 
nodes [2-11]. Two advanced gate stack fabrication approaches 
have been demonstrated [3-5], and high hole mobility has been 
reported [6-8]. One approach is with Al2O3/GeO2 and the other 
is with HfO2/SiO2/Si-cap. Both are deposited on top of the Ge 
channel. With the Si-capped device it has been reported that 
bias induced degradation can be lower than its Si counterpart 
[8]. GeO2/Ge devices, on the other hand, offer higher mobility 
for both p and n MOSFETs [9]. However, threshold voltage 
degradation in GeO2/Ge devices is a severe and pressing issue 
and still poorly understood, currently impeding the progress for 
its commercial application [10-11].  
It has been speculated that the degradation in GeO2/Ge 
device is caused by hole trapping at low energy levels [8]. 
However, detailed information of these hole traps, such as the 
energy distribution, the differences from those in Si devices, 
and their  corresponding  degradation  kinetics,  have  not  been 
discussed. We have reported recently that the conventional 
power law degradation kinetics used for Si device, eq.1, cannot  
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be applied to Al2O3/GeO2/Ge devices with either DC or the fast 
pulse measurements [11,12]. It was not known how to restore 
the power law at that time. We speculated [11] that the defects 
in Ge devices can alternate their energy levels upon 
charging/discharging, but the defect energy distribution was 
not available to support the speculation at that time.    
Vth=CVov
tn,                    (1) 
   In this work, by measuring the defect energy distribution 
using the technique we developed for Ge devices recently [13], 
we will demonstrate that the oxide defect properties are 
different in Ge and Si devices, based on which the power law 
degradation kinetics can be restored not only in GeO2/Ge 
device, but also in Si-cap Ge device that has excellent 
reliability, enabling direct comparison of degradation kinetics 
and lifetime of various Ge technology to its Si counterparts. 
The paper is organized as follows. Devices and experiments 
used in this work will be described in section II. Defect 
differences in Ge and Si devices in energy distribution and the 
power law restoration method will be discussed in Section III. 
II. DEVICES AND EXPERIMENTS 
 
The GeO2/Ge device gate dielectric stack used in this work is 
shown in Fig. 1a. 1.2 nm GeO2 was prepared by exposing clean 
Ge grown directly on Cz–Si wafers to minimize interface 
states, and 4 nm Al2O3 was then produced by molecular beam 
deposition in the same chamber [14], resulting in a total SiO2 
equivalent oxide thickness of 2.35 nm for the stack. Although 
Al2O3 only has a modest dielectric constant, it can suppress the 
evaporation of GeO and, in turn, the deterioration of GeO2/Ge 
interface [15]. The channel length used in this work is typically 
1 m and the width is 10 m. The device used is a TaN/TiN 
metal gate pMOSFET. It has been reported that Ge pMOSFETs 
based on this process have shown record high hole mobility and 
outperformed the ITRS requirements [16].  
The standard ‘stress-and-sense’ procedure [17, 18] was used 
to measure the threshold voltage shift. After certain stress 
times, ΔVth was extracted from the Vg shift at a constant 
Is=100×W/L nA at Vd= -100 mV [19]. In this work, fast pulse 
measurement time is tm=5 µs to minimize the recovery. 
Temperature is either RT or 125 
o
C. The electric ﬁeld over the 
interfacial GeO2 layer was calculated from Eox=(Vg-Vth) 
×3.9/(6×EOT), where EOT is the SiO2 capacitance equivalent 
thickness and the GeO2 has a dielectric constant of 6 [20].  
The defect energy distribution is measured after the stress by 
reducing |Vg| gradually from |Vgstress| to a range of lower 
discharge biases, |Vdischarge,i|, using the waveform in Fig. 1b. 
The discharging under each |Vdischarge| was monitored 
periodically by the measurement pulses. The Vth shift, ΔVth, 
was measured until the discharge completes at each bias, before 
|Vdischarge| is reduced further. The measured amount of 
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TABLE 1 Gate stacks and extracted power exponents for Si and Ge Samples 
  (1)   2.3nm plasma-N SiON/Si   (125oC: n=0.20, m=16.1, ) 
  (2)   4nm Al2O3/1.2nm GeO2/Ge  (RT: n=0.20, m=14.4, 
125oC: n=0.24, m=10.9, ) 
 
Fig. 2 Defect density and energy distribution at various stress times in (a)&(b) 
GeO2/Ge device and (c)&(d) SiON/Si device. The black square symbols were 
obtained on a fresh device with a charging time of 5 ms for Ge and 1 sec for Si to 
minimize the generation.   
effective trapping during the discharge, ΔNox=Cox×ΔVth/q, is 
shown in Figs. 1c against the energy levels corresponding to 
each Vdischarge. The energy distribution of these discharged 
defects is given by the differentiation of ΔNox against E, 
ΔDox=|d(ΔNox)/dE|, as shown in Figs. 1d. Detailed evaluation 
and verification of the energy distribution measurement can be 
found in refs. [13, 17, 21, 22]. Impact of interface states 
generation has been taken into account. Devices used in this 
work are summarized in Table 1.  
 
 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
 
 
 
III. RESULTS AND DISCUSSIONS 
A.  Differences in defect energy distribution in Ge and Si  
Figs. 2a&b and c&d compare the density and energy 
distributions of positive charge measured after various stress 
levels in Ge and Si devices, respectively. At the first inspection, 
the shape of defect distributions in both devices appears similar, 
abeit the degaration is much larger in Ge devices. Significantly 
more defects in Ge device remain charged at the end of the 
measurable energy range, which are located above Ge Ec. The 
defect distribution below Ev in both devices hardly change with 
the stress level, as shown in Fig.2b&d. This suggests that the 
defects below Ev are as-grown hole traps (AHT) that exist in 
fresh device and do not increase with stress. Those defects 
created by stress are above Ev in both devices, as the peaks 
increase with stress time, and more defects cannot be 
discharged in Ge. More differences can be observed upon 
further inspection. In Fig.2d, for Si, as-grown defects are below 
Ev and generated defects are above Ev, indicating they are well 
separated in energy. In Fig.2b, for Ge, no such separation at Ev 
is observed, and AHTs exist above Ge Ev within the Ge band 
gap. It should be noted that such difference is not caused by the 
large difference in trapping density, as the AHT is also 
observed in the band gap in Si-cap Ge device, which has less 
defects than its Si counterpart.    
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
To further investigate the differences in defects, energy 
distributions are obtained on stressed device, first during the 
Fig. 1 (a) Schematic energy band diagram and structure of GeO2/Ge device. 
(b) Typical waveform used for defect energy distribution measurement. (c) 
The effective density of positive charges against energy levels in GeO2/Ge 
device measured during the discharge. (d) The energy distribution of positive 
charge density obtained from the differentiation of (c) by 
ΔDox=|d(ΔNox)/dE|.  
Fig. 3 Different defect behaviour during recharge: (a) Vg waveform during 
discharge and recharge (b) Negligible recharge in Ge when biased in the 
upper half of Ge bandgap. This is because (d) EADs are above Ev once 
positively charged, and return to fresh states below Ev after discharged, so that it 
can only be recharged when EL is near Ge Ev. (c) Recharge in Si starts once 
EL is lowered near Ec because (e) neutralized GDs in Si devices stay at high 
EL, allowing electrons tunnelling back from the defect to Si. The solid 
horizontal lines indicate the oxide/semiconductor interface. The rectangles 
are bulk hole traps either empty or filled with holes (+).  The ‘vertical arrows’ 
indicate the capture/emission of holes (h+)/electrons (e-).  
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defects discharge, and then recharge was conducted by 
sweeping the energy level backwards. Recharging time is 5k 
sec per bias step for both devices. The test procedure is given in 
Fig. 3a. As shown in Fig. 3b, traps in GeO2/Ge device cannot be 
recharged until the charging energy level (EL) is near Ge Ev. In 
contrast, Si device in Fig. 3c shows a different behavior: defects 
in upper half of Si band gap can be recharged.  
The above differences can be well explained by the presence 
of energy alternating defects (EAD) in GeO2/Ge device, which 
is insignificant in Si devices. As illustrated in Fig. 3d, the 
energy level (EL) of EAD alternates with its charge status: it 
shifts back to below Ev when neutralized by an electron during 
the discharge, and move to above Ge Ev when it is positively 
re-charged. Since EADs in Ge devices will return to their fresh 
states after neutralization, recharging EAD only takes place 
when bias reaching Ev, the same as in a fresh device.  
In contrast, as shown in Fig. 3e, the EL of the generated 
defects (GD) in Si is kept well above Ev of Si, either charged or 
neutral. Recharge in Si starts once EL is swept lower, as 
electrons tunnel back to substrate from the defect when it is 
above Ef.   
The above analysis can be further supported by examining 
the effect of temperature during recharging. As shown in Fig. 
4a&c, the defects were discharged at 125
 o
C.  Temperature was 
then either remained at 125 
o
C or switched to room temperature 
(RT) for the recharge.  In Ge devices, recharging behavior does 
not change with temperature, and there is no re-charge in the 
top half of Ge band gap. This is because the defect has returned 
to below Ev when it was neutralized during discharge, as 
illustrated in Fig. 3d. It can only be recharged when Ef is near 
or below Ge Ev, so that there is no re-charge when Ef is well 
above Ev at either 125 
o
C or RT, as shown in Fig. 4b.  
For Si device, however, Fig. 4c shows that the positive 
recharging becomes higher when temperature is switched from 
125 
o
C to RT. This is because, in contrast to Ge device, the 
defects neutralized at 125 
o
C during discharge can maintain 
their high EL, as shown in Fig.3e. When temperature is reduced 
to RT, the electrons at the high EL in Si reduce due to lower 
thermal energy and can no longer keep the defect neutralized, 
as shown in Fig. 4d, resulting in the increase in Fig. 4c [23-28].    
The above model of defect energy alternating with charging 
status is supported by the first-principle calculation in Al2O3 
and ab initio calculations in GeO2 [29-31], suggesting that 
EADs are intrinsic in Al2O3/GeO2/Ge structure.  
 
B. Difference in the tail of as-grown hole traps (AHT) in 
band gap  
As shown in Fig. 2b, AHTs in Si devices are typically below the 
Ev of Si and separated from the generated defects above the Ev. 
Fig. 5a shows that no tail of AHT is observed in Si bandgap, no 
matter which direction the energy level was swept. Since 
sweeping energy level from high to low was used in Si devices 
[12], it is referred to as ‘Si-method’ here. For Ge, as shown in 
Fig.2a, however, AHTs and EADs are not clearly separated. In 
order to measure the AHTs accurately, Fig. 5b compares the AHT 
measured in a fresh device by sweeping energy level (EL) in both 
directions. 
 
 
 
 
 
 
 
 
 
 
 
  AHTs below Ge Ev agree when measured in both sweeping 
directions, but there is a ‘tail’ above Ge Ev, and the tail size 
changes when the sweeping direction is reversed. The tail is 
smaller when sweeping from high to low because of incomplete 
charging due to lower hole density above Ev and the limited 
charging time used during the sweeping, hence underestimate the 
AHTs. Sweeping energy level from low to high overcomes this 
artefact, therefore, and is referred to as ‘Ge-method’ used in this 
work. Fig. 5b also shows that charging and discharging of AHTs 
are not affected by temperatures ranging from RT to 125 
o
C.   
    
 
 
 
 
 
 
 
 
 
   In order to show that this tail is indeed a part of AHTs, charging 
and recharging the tail are carried out on a fresh device and a 
stressed-then-discharged device using the waveform in Fig. 3a, 
respectively. Fig. 6b clearly shows that the same tail above Ev is 
observed after the recharge reaches saturation, regardless of stress 
levels, supporting that the recharge is indeed due to AHT and not 
by the stress, and the difference in Fig. 5b is caused by incomplete 
recharging with the Si-method. This provides a reliable method for 
Fig. 4 Recharge under different temperatures (a) Negligible recharge in Ge 
when biased in the upper half of Ge bandgap at both RT and 125 oC,  
supporting (b) that EADs return to fresh states below Ev after discharged.  (c) 
Recharge in Si clearly rises when lowering temperature from 125 oC to RT 
because (d) both changed and neutralized GDs remain at high energy level.  
Fig. 5 (a) No tail of AHT is observed in Si bandgap, by either sweeping energy 
level from high to low (Si-method) or from low to high (Ge-Method). (b) A tail 
of AHTs in Ge band gap is observed, which is smaller when sweeping from high to 
low. AHTs below Ge Ev are independent of sweeping directions. AHT 
charging/discharging is independent of temperature. Fresh devices are used here and 
the charging time is 5 ms for Ge and 1 sec for Si to minimize generation. 
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extracting the accurate amount of AHTs above Ge Ev. 
 
 
 
 
 
 
 
 
 
 
C. Difference in energy barrier for defect generation  
   A further difference between the defects in Si and Ge devices 
can be seen in the comparison of defect energy distributions after 
continuous stress and stresses interrupted by recoveries. Each 
device is stressed either by a continuous stress of 1000 seconds, or 
by a short stress of 100 µs followed by a short recovery of 100 µs 
at Vg= 0V, which is repeated 10
7
 times to give the same effective 
stress time of 1000 seconds as the continuous stress.   
   As shown in Fig. 7a, for Si devices, AHTs and GDs below the 
recovery EL, E(Vg_rec), can hardly be filled by the short stresses 
with recovery. More interestingly, the remaining GDs above the 
recovery EL generated under both stress conditions in Si agree 
well, indicating that in Si the effective defect generation depends 
only on the effective stress time, regardless of whether the stress 
being interrupted by recoveries, agreeing with previous works [26, 
33]. For Ge device, as shown in Fig. 7(b), however, more defects 
are generated by the continuous stress even above the recovery 
EL. This ‘additional EAD generation’ cannot be explained by the 
generation mechanism in Si device. 
 
 
    
 
 
 
 
 
 
       
   We propose a three-well model for the energy alternation in Ge 
devices and then use it to explain the additional generation by 
continuous stress, as shown in Fig. 8. The energy level of the 2
nd
 
well is relatively shallow and below Ev, and a hole from the 1
st
 
well in Ge substrate can be injected and trapped in it. Only after 
this trapping, it can proceed to a relaxation process that changes its 
orbital configuration and forms the deep 3
rd
 well [8]. The EADs 
trapped in the 3
rd
 well is proportional to the charge density in the 
2
nd
 well, Nh. Under continuous stress, Nh is relatively high, leading 
to more holes trapped in the 3
rd
 well. Under dynamic 
stress/recovery test, the shallow level of 2
nd
 well means that its 
trapped holes during the short stress can be efficiently discharged 
during the subsequent recovery, so that Nh can only reach a low 
balanced level. The smaller Nh in turn leads to less EADs in the 3
rd
 
well. The trapping in the 3
rd
 well is more stable due to its deep 
energy level. For Si devices, there is no ‘additional generation’ 
because generated defects (GD) are trapped in the 2
nd
 well, and the 
charged GD does not go through further relaxation under the test 
conditions used here, so that the 3
rd
 well is not developed. It has 
been reported that there is a GeOx layer between Ge and GeO2 
[34], which can play a role in the three-well structure   
 
 
 
 
 
 
 
   To further support that AHTs and EADs in GeO2/Ge devices 
are two different groups of defects, temperature effect is 
explored under different stress fields, as shown in Fig. 9. The 
initial degradation is dominated by filling AHTs, which is 
insensitive to temperature from RT to 125 
o
C, agreeing with 
Fig. 5b. In contrast, charging EADs is thermally accelerated 
and does not saturate, further supporting the AHT and EAD 
model. 
 
 
  
 
 
 
 
 
 
 
D. Restore power law and enable degradation extrapolation in 
Ge devices 
When EADs were extracted by subtracting the AHTs without 
considering the tail in Ge band gap, power-law was restored, as 
shown in Fig. 10a. However, the power exponent ‘n’, i.e. the slope 
of the lines, varies substantially with Eox. The voltage power 
exponent, ‘γ’, at different stress times is also different, as shown in 
Fig. 10b. This prevents the reliable prediction of device lifetime 
when extrapolating from stress bias to the operation bias [12, 18].  
 To explain the reduced ‘n’ at lower |Eox| in Fig.10a, we 
investigated the impact of neglecting the AHT tail above Ge Ev on 
the power law. As shown in Fig.11, the tail has little effect for the 
EAD generation kinetics at a high stress Eox. However, at a low 
stress Eox, removing the tail can change the power exponent, n, 
significantly. This is because the amount of charges in the tail is 
relatively large when compared with the small EAD generation at 
Fig.6 The same tail above Ev is recharged after different stress time, which 
also agrees with that in fresh device measured with the Ge-method as in 
Fig.5b, supporting they are AHTs.  
Fig.7 A comparison of defect energy distributions after a continuous stress time of 
1000 sec and after 107 short stresses with period of 100 µs, each followed by a short 
recovery period of 100 µs at Vg_rec= 0 V. (a) Si device, showing good agreement 
when compared above the recovery EL. (b) Ge device, additional generation for 
continuous stress when compared after discharge at the same recovery bias. 
 
Fig.8 (a) Three-well model in Ge: generation of energy alternating defects in 3rd well 
with deeper energy level requires holes first being injected into 2nd well and then 
overcome the 2nd barrier, through a relaxation process. (b) Double-well model in Si: 
generated defects are at deep energy level and do not involve energy alternation. 
Fig.9 AHTs are filled first during stress and are temperature independent, 
whilst EADs are the opposite.  
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low Eox. Without subtracting them, they push up the apparent 
EAD at short time, resulting in an apparent small ‘n’.  
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
After subtracting all AHTs including the tail, ‘n’ and ‘γ’, 
become time and bias independent, as shown by the parallel lines 
in Figs. 12a and 12b, respectively. AHT-tail above Ev plays a 
crucial role for the accurate evaluation of ‘n’ and ‘γ’, therefore. 
This highlights the pitfall of blindly extracting ‘n’ by fitting the 
raw degradation kinetics data without separating different types of 
defects, and the importance of subtracting the correct amount of 
AHTs before fitting. A constant ‘n’ and ‘γ’ by the best-fit of the 
data enables lifetime prediction by extrapolating from high stress 
bias to low operational bias. The procedure is summarized in 
Table 2 and Fig. 13 below. Vg_op and Eox_op are the bias and 
oxide electric field at the targeted operation condition, respectively. 
τ is the extrapolated lifetime at a given bias.  
 
 
 
 
 
 
 
 
 
TABLE 2       Procedure for lifetime prediction 
i. Find the correct ΔVth(AHT) under each stress and operation bias, by 
using the Ge-Method, including the tail in band gap (Fig.5b) 
ii. Get the ΔVth(GD or EAD, τ) = ΔVth(total, τ) - ΔVth(AHT) 
iii. Extract τ from fitting ΔVth(GD or EAD) vs stress time at each bias 
with the power law (Fig. 13a) 
iv. Estimate τ at operating condition (Vg_op=-1.5V/Eox_op=-5.2MV/cm 
in this example) by extrapolating τ against Vg/Eox (Fig. 13b) 
v. Estimate the operation Vg/Eox for lifetime = 10 years, by using the τ 
in step (iv) at different operating/stress voltage/Eox (Fig.14). 
 
 
 
 
 
 
 
 
 
Fig.14 compares the lifetime extrapolation of different 
devices/processes at 125
 o
C using the above procedure. Power 
law based degradation extrapolation is restored for both Si and Ge 
technologies. Optimization is clearly needed for GeO2/Ge, 
agreeing with the observation in ref. [8]. The method works for 
both 125 
o
C and RT (not shown). The extracted exponent values 
for both SiON/Si and GeO2/Ge samples are summarized in table 1.  
   It has been shown in previous Sections that Ge sample behaves 
differently from that in Si samples.  For Si devices, recent studies 
show that the defects in oxides have a complex behaviour, 
involving defect-hydrogen interaction [35]. The detailed 
mechanisms are not known. Our speculation is that defect 
generation [36] is a process of converting a hydrogen-related 
precursor into a defect in SiON [37, 38] and the structure becomes 
permanently different from that of the precursor. After 
neutralization, the GD structure remains different and will not 
return to that of its precursor.  
 
 
 
 
 
 
 
 
 
For Ge, this work demonstrated that EADs in Ge device are 
clearly different from the generated defects (GD) in Si device, yet 
both follow the power law. Our speculation is that the charging of 
EAD also involves some kinds of structure relaxation [39]. The 
power law could originate from a distribution of the barriers 
between energy wells [40]. The relaxed-structure, however, is not 
permanent [15]. Following neutralization, it returns to its original 
precursor, so that its energy level also reverts to its original one. 
Further evidences are needed to verify the above speculations. 
GeO2/Ge clearly needs further optimization for being used in 
commercial product, because of its poor performance caused by 
the very high defect density of the GeO2/Ge structure when 
compared to that of SiO2/Si. It should be noted that the 
phenomenon of energy alternation is also observed in Si-cap Ge 
devices, which has a better reliability than not only GeO2/Ge 
Fig.10 Removing AHT without considering the tail in Ge band gap leads to a 
varying slope: (a) time power exponent and (b) voltage power exponent. 
Fig.11 EAD generation at a high stress Eox changes little with or without the 
AHT tail above Ge Ev. At a low stress Eox, however, removing the AHT tail can 
increase the power exponent, n, significantly.  
Fig.12 Subtracting AHT including the tail in Ge band gap restores (a) the 
constant time power exponent, and (b) the constant voltage power exponent. 
Fig.13 The lifetime prediction method procedure. A Si device is used here as a 
demonstrator for predicting the lifetime at a Vg_op= -1.5 V. The lifetime 
criterion is in total |∆Vt(τ)| =100 mV, giving a corresponding GD: 
ΔVth(GD,τ)= ΔVth(τ)-Δ(AHT) =100-17=83 mV [33].  
Fig.14 A comparison of lifetime extrapolation on different CMOS processes 
by the new method in this work at 125 oC. Power law is restored in all cases, 
enabling process evaluation and comparison. The blue star in Si/ SiON 
corresponds to the τ at Vg_op= -1.5 V extracted in Fig. 13b. 
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6 
devices, but also SiON/Si devices, as shown in Fig. 14. The 
detailed analysis on Si-cap devices is not given in this work due to 
space limitation. The technique developed in this work is therefore 
applicable to a variety of Ge and Si technologies, regardless the 
amount of degradation. It allows restoring the power law and 
enabling the lifetime evaluation and, in turn, assisting Ge CMOS 
process development. The quality of Ge-based or other channel/ 
gate interfacial structures that are yet to be integrated in future 
device can be tested and subsequently improved by using the 
proposed methodology. 
IV. CONCLUSIONS 
This work compares the defect energy distributions in Ge and Si 
devices and demonstrated that their defect properties are different. 
The energy alternating defects (EAD) are generated in Ge, but 
insignificant in Si devices. The as-grown hole traps have a tail 
above Ev for Ge, but not Si devices. The generation of EAD in Ge 
requires the injected charge carriers to overcome a 2
nd
 energy 
barrier, which results in additional generation under uninterrupted 
stress conditions.  
Based on the above detailed study on defect differences, EADs 
can be experimentally separated from AHTs. The importance of 
removing the AHT tail is demonstrated for restoring power law 
degradation kinetics with constant time/Eox power exponents. 
This method enables the prediction of lifetime and the maximum 
operation bias for Ge devices, and the direct comparison among 
different CMOS technologies and, in turn, assisting in 
process/device development and optimization.  
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